|
課程名稱 |
交換電路與邏輯設計
SWITCHING CIRCUIT AND LOGIC DESIGN |
|
開課學期 |
98-1 |
|
授課對象 |
積體電路設計第二專長學程 |
|
授課教師 |
江介宏 |
|
課號 |
EE2012 |
|
課程識別碼 |
901 32300 |
|
班次 |
04 |
|
學分 |
3 |
|
全/半年 |
半年 |
|
必/選修 |
必修 |
|
上課時間 |
星期四6(13:20~14:10)星期五7,8(14:20~16:20) |
|
上課地點 |
電二145電二145 |
|
備註 |
本系優先
總人數上限：70人 |
|
|
|
|
課程簡介影片 |
|
|
核心能力關聯 |
核心能力與課程規劃關聯圖 |
|
課程大綱
|
|
為確保您我的權利,請尊重智慧財產權及不得非法影印
|
|
課程概述 |
INTRODUCTION - NUMBER SYSTEMS AND CONVERSION
BOOLEAN ALGEBRA
COMBINATIONAL LOGIC DESIGN AND ITS MINIMIZATION
SEQUENTIAL LOGIC DESIGN AND ITS MINIMIZATION |
|
課程目標 |
LOGIC DESIGN IS FUNDAMENTAL TO MANY SUBJECTS, SUCH AS COMPUTATION (HTTP://EN.WIKIPEDIA.ORG/WIKI/COMPUTATION), DIGITAL IC DESIGN (HTTP://EN.WIKIPEDIA.ORG/WIKI/IC_DESIGN), ELECTRONIC DESIGN AUTOMATION (EDA, HTTP://EN.WIKIPEDIA.ORG/WIKI/ELECTRONIC_DESIGN_AUTOMATION), AND EVEN BIOLOGICAL NETWORKS (HTTP://EN.WIKIPEDIA.ORG/WIKI/GENE_REGULATORY_NETWORK). THROUGH THE STUDY WE WILL SEE HOW ELECTRONIC SYSTEMS OPERATE AND HOW TO DESIGN AND OPTIMIZE SUCH SYSTEMS. |
|
課程要求 |
GRADING WILL BE SYNCHRONIZED WITH OTHER LECTURES. |
|
預期每週課後學習時數 |
|
|
Office Hours |
|
|
指定閱讀 |
|
|
參考書目 |
C. H. ROTH JR. FUNDAMENTALS OF LOGIC DESIGN, 5TH EDITION, CENGAGE LEARNING, 2006. |
|
評量方式
(僅供參考) |
|
|